

# The Effect of Using Channel Equalizer in The SDR Modem

Dr. Sabah N. Hussein

Department of computer engineering techniques  
College of Electrical and Electronic Engineering Techniques  
Baghdad, Iraq  
[drsabah2004@yahoo.com](mailto:drsabah2004@yahoo.com)

Raghad S. Majeed

Department of computer engineering techniques  
College of Electrical and Electronic Engineering Techniques  
Baghdad, Iraq  
[raghad\\_eng89@yahoo.com](mailto:raghad_eng89@yahoo.com)

**Abstract**— The channel equalization is a technique allowing to remove the inter-symbol interference (ISI) in the SDR receiver caused by the radio-mobile channel. In this paper, present a design and implementation of modem with 16-QAM modulation, convolution, interleaved circuit, differential coding and adaptive equalizer using LMS algorithm based of SDR, using MATLAB system generator model. The results show that LMS equalizer gives a good estimation on the proposed channel model. The hardware implementation is done in FPGA board kit, which has shown a promising foundation for developing coding, modulating and other circuit of modems circuits.

**Keywords**— FPGA; LMS equalizer; ISI; SDR modem; 16-QAM.

## I. INTRODUCTION

Software defined radios (SDR) are highly configurable hardware platforms that provide the technology for realizing the rapidly expanding future generation digital wireless communication infrastructure [1]. In many practical communication systems, data is transmitted over a channel with inter symbol interference (ISI). To reduce ISI in proposed SDR system, two methods are suggested that are convolution code and least mean square error algorithms [2]. Convolution code known also as error correcting code added redundant bits to the information transmitted bits to allow the receiver to detect and correct a limited number of errors occurring anywhere in the transmitter signal. Different studies that are combined convolution code in SDR system like in [3]. Equalizer gives the inverse of the channel to the received signal and combination of channel and equalizer gives a flat frequency response and linear phase [4]. The LMS algorithm is a type of the adaptive filter used to discover the filter coefficients in the adaptive manner that is used to model the inverse channel and overcome ISI problem. There are Different studies that are combined LMS equalizer in SDR system like in [5]. The reasons for choice LMS algorithm are simplicity; low computational complexity and better performance in may run environment [6]. The paper is organized as following: Section II provides an overview of 16-qam modulation/de-modulation, Section III provides an overview of the convolutional codes. Section IV the interleaver and de-interleaver, Section V provides an overview

of the differential coding, Section VI provides an overview of the LMS equalizer algorithms, Section VII provides the block diagram of the 16-QAM SDR system, Section VIII provides the simulation results, Section IX conclusion.

## II. THE 16-QAM MODULATION/DEMODULATION

QAM is one of the widely used modulation techniques because of its efficiency in power and bandwidth. The constellation diagram of 16-QAM in contain 16 different symbols each having a different real and imaginary component, Each constellation point can represent four bits, with two bits on the I axis and two on the Q axis . The 4 bits Gray coded that represent one point in the constellation diagram can be regarded also as two of two bits words on I-axis, and Q-axis respectively as shown in Fig (1) [7].




Fig. 1. The 16-QAM constellation diagram with Gray code input mapping.

The received complex coded sequence is;

$$y = x + n \quad (1)$$

x is the data complex sequence in the form of;

$$\alpha_{16 QAM} = \left\{ \begin{matrix} \mp 1 + \mp 1j, \mp 1 + \mp 3j \\ \mp 3 + \mp 3j, \mp 3 + \mp 1j \end{matrix} \right\} \quad (2)$$

In a demodulation the Maximum A posteriori Probability (MAP) method has been used as soft bit detection for 16-QAM. This method usually maximizes the probability that assume the bit  $b_m$  was transmitted given y received;

$$P(b_m/y) = \frac{P(y/b_m)P(b_m)}{P(y)} \quad (3)$$

The detail description of soft bit detection is summarizing in [8].

The soft bit for bit  $b_0$  is;

$$sb(b_0) = \begin{cases} 2(y_r + 1), & y_r < -2 \\ y_r, & -2 \leq y_r < 2 \\ 2(y_r - 1), & y_r > 2 \end{cases} \quad (4)$$

And for bit  $b_1$  is;

$$sb(b_1) = \begin{cases} y_r + 2, & y_r \leq 0 \\ -y_r + 2, & y_r > 0 \end{cases} \quad (5)$$

The soft bit for  $b_2$  is similar to soft bit for  $b_0$  except the resolutions are based on the imaginary component and  $b_3$  is similar to  $b_1$  but also are based on the imaginary component.

### III. THE CONVOLUTIONAL CODES

Coding is a technique where redundancy is added to the original bit sequence to increase the reliability of the

communication [9]. The following parameters that can be used for convolution code are summarized as: code rate is 1/2, constraint length  $K=3$ , and Generator polynomial is  $G = [7 \ 6]$ . Fig.2 shows convolution encoder with given generator polynomial.





Fig. 2. The convolution code with the generator polynomial [7 6].

### A. Viterbi Decoding of Convolution Codes

Viterbi Decoder algorithm is used to recover the information sequence at the receiver side. Hard decision decoder with Hamming distance measure has been used in this paper. The receiver employs a trellis based maximum likelihood Viterbi decoder which decodes the input bits to obtain the information bits. The trellis length is chosen to be 5 times the constraint length [10]. Fig (3) shows an example of



Viterbi algorithm and how the information is recovered.

Fig. 3. The Viterbi algorithm example.

### IV. THE INTERLEAVER / DE-INTERLEAVER

A method for making data recovering more efficient by rearranging or renumbering. The interleaver/de-interleaver is used to reduce the effects of long burst errors. Simple random error correction code by rearranges the elements of its input vector using a random permutation [11].

### V. THE DIFFERENTIAL CODING

Bit streams through transmitter can be un-intentionally inverted. Most signal processing circuits cannot know if the stream bit is inverted or not. Differential Encoding is used to protect against this possibility [12]. It is one of the simplest forms of error protection coding done on a baseband sequence prior to modulation. Supposing that  $x_i$  is a bit intended for transmission, and  $y_i$  is a bit actually transmitted (differentially encoded) [12], if

$$y_i = y_{i-1} + x_i \quad (6)$$

Is transmitted,  
 then on the  
 decoding side,

$$x_i = y_{i-1} + y_i \quad (7)$$

can be

reconstructed,  
 where + is  
 modulo-2  
 addition.

## VI. THE LMS EQUALIZER

The structure of the adaptive

filter is shown in Fig. (4). Least mean squares (LMS) algorithms are a class of adaptive filter used to mimic a desired filter by finding the filter coefficients that is related to producing the least mean squares of the error signal [14]. The LMS algorithm performs the following operations to update the coefficients of the FIR filter:

1. Calculate the output signal Y(K) of the FIR filter. The output of the filter represents an estimate of the desired response. Y(K) is the calculated as the convolution of the weight vector and the input vector:

$$Y(k) = \sum_{n=0}^{L-1} W_n(k)x(k-n) = W^T(k)x(k) \quad (8)$$

2. The error signal e(k), is estimation error defined as the difference between the estimated response and the desired response.

$$e(k) = d(k) - y(k) \quad (9)$$

3. The error signal and the input signal are applied to the weight update algorithm to updates the filter coefficients [13].




Fig. 4. The linear adaptive LMS equalizer.




Fig. 5. The block diagram of the Baseband SDR Modem.

## VII. THE 16-QAM SDR BLOCK DIAGRAM

The design of blocks of Fig. 5 can be explain based on system generator of Xilinx that work under the environment of MATLAB Simulink for FPGA design. The Past experience with Xilinx FPGA or Hardware properties Languages (HDLs) is not needed when using System Generator. All of the downstream FPGA implementation procedures including synthesis, position automatically executed to generate an FPGA programming.

A. The main blocks of transmitter section are:

- Random Binary Signal Generation

The Random integer block in MATLAB Simulink is used as a stream binary signal with 2 M-ary number .

- Convolution Encoder

The convolution encoder Xilinx IP core of system generator has been used that have native rate of 1/2, a constraint length equal to 3, and generator polynomials codes G1=110 and G2=111. Fig. 6 shows convolution encoder system [15].




Fig. 6. The convolution Encoder Xilinx IP code.

- Parallel to Serial

The parallel to serial conversion has been done using a special converter serial to parallel available in system generator whose block layout is shown in Fig. 7. In this Block, the parallel two bits output data of convolution encode are converted to serial streams bits.




Fig. 7. The parallel to serial converter.

- Interleaver encoder

The main idea of the Random Interleaver is rearranges the elements of its input vector using a random permutation. The output of convolution code is firstly converted into serial bits and then passing through a random interleaver that is a one-to-one permutation map according to random labeling sequence after the data converted into vector mode.





Fig. 8. The interleaver circuit.

- Differential Encoder



This encoder has been done using one delay with the logical (exclusive OR) components as shown in Fig.9.




Fig. 9. The differential encoder circuit.

- Serial to Parallel converter

This block has been used to convert the Din serial bits to D4 bit parallel 4 bits of data in the form d (3:0) using shift registers as shown in Fig. 10.




Fig. 10. The serial to parallel converter block.

- 16-QAM Mapping

Each parallel four bits generated from the serial to parallel section are mapped using the 16-QAM constellation. The four

coding values ( $\pm 1$  to  $\pm 3$ ) are stored in a ROM memory block. The block diagram of 16-QAM mapping is demonstrated in Fig. 11 [6].





Fig. 11. The 16 QAM Mapping.



**B. The main blocks of channel model:**

To modeling the multipath channel two taps of coefficients of 0.1 and 0.9 respectively have been used with AWGN. The signal to noise ratio has been set to (SNR= 40 dB).




Fig. 12. The block diagram of channel model.

**C. The main blocks of equalizer filter:**

The LMS adaptive equalizer algorithm is shown in Fig. 13, in this Fig.  $x$  represent the desired signal that used for training, and  $y$  complex represent the actual samples. The stream sample pass through shift register to select five samples as shown in Fig. 14; the five samples are entered in parallel to the LMS filter to update weight. To update weight firstly multiplied  $YK$  with  $\mu$  by complex multiplication then adding to the older weight to produce the new weight as shown in Fig. 15. output of LMS filter that is feedback to subtract with the next complex desired signal to produce the error.

Fig. 13. The block diagram of the equalizer filter.




Fig. 14. The block diagram of the shift register





Fig. 15. The block diagram of LMS filter and update weight block.

D. The main blocks of receiver section :

- 16 QAM De-Mapping

The De-Mapping has been performed by assigning the received I-Q signals location to the nearest point in the I-Q constellation using soft bit algorithm. Figs. 16 and 17 shows the soft bit decision circuit for  $b_0$  and  $b_1$  respectively. Soft bit decision of  $b_2$  and  $b_3$  has has been built in the same manner as  $b_0$  and  $b_1$  respectively [7].

Fig. 16. The Soft bit decision of 16-QAM de-mapping for  $b_0$ .




Fig. 17. Soft bit decision of 16-QAM de-mapping for  $b_1$ .

- Parallel to Serial Conversion

The parallel four bits output from 16 QAM De-mapping has been converted to serial stream bits using parallel to serial converter as shown in Fig. 18.




Fig. 18 The parallel 4 bits to serial converter.

- Differential Decoder

Fig. 19 shows the differential decoder circuit. Using one bit delay block, and one block exclusive OR components [3].




Fig. 19. The differential decoder circuit.

- Random De-interleaver

The output of the differential decoder is stream bit and each four bits serial that convert to the parallel with re rang the sequence for each bit it's the inverse for the interleaver encoder and the output is serial bit.




Fig. 20. The serial to parallel converter.

- Serial to parallel

The serial to parallel conversion has been used to convert serial data to parallel two bits streams  $d(1:0)$ . The slice block has been used to select one bit, the upper slice select  $d(0)$  and the lower slice select  $d(1)$  as shown in Fig. 21.




Fig. 21. The serial to parallel converter.

- Viterbi decoder

Viterbi decoder Xilinx IP core version7 has been used to recover information bits as shown in Fig. 22. Viterbi decoder has the same parameter setting of convolution encoder to be consistent with it [15].




Fig. 22. The Viterbi decoder circuit.

VIII. THE SIMULATION RESULTS

The verification of the implementation has been done via system generator. Fig. 22 shows the time waveform for the error signal between the actual and desired signal during the training mode for  $\mu=0.001$  and  $\mu=0.006$  respectively. From this Fig. it can be seen that increase the step size ( $\mu$ ) will decrease the time of training mode and converged the signal to the desired value in very fast. In other word increase the step size will decrease the resolution of the recovered signal and hence decreased the performance of the error rate.




Fig. 23. The time waveform of the error between the actual and desired signals during the training mode for  $\mu=0.001$  and  $\mu=0.006$  respectively.

Figs. 24 and 25 shows the constellation diagram of 16-QAM for transmitter and receiver side respectively.




Fig. 24. constellation diagram of 16- QAM at the input of the channel.




Fig. 25. constellation diagram of 16 QAM at the output of the equalizer.

Fig. 26 and 27 show the simulation results at a transmitter and receiver sides respectively.




Fig. 26. The time waveforms of transmitter side.




Fig. 27. The time waveforms of receiver side.

Table (I) shows resource utilization and operating frequency.

Table (I) Resource utilization and operating frequency

Device Utilization Summary			
Logic Utilization	Used	Available	Utilization
Number of Slice Flip Flops	2,699	30,720	8%
Number of 4 input LUTs	2,314	30,720	7%
Number of occupied Slices	1,767	15,360	11%
Number of Slices containing only related logic	1,767	1,767	100%
Number of Slices containing unrelated logic	0	1,767	0%
Total Number of 4 input LUTs	2,347	30,720	7%
Number used as logic	1,488		
Number used as a route-thru	33		
Number used as Shift registers	826		
Number of bonded I/Os	4	448	1%
Number of BUFG/BUFGCTRLs	1	32	3%
Number used as BUFGs	1		
Number of FIFO16/RAMB16s	19	192	9%
Number used as RAMB16s	19		
Number of DSP48s	65	192	33%
Average Fanout of Non-Clock Nets	1.98		

### IX. CONCLUSION

In this work a proposed SDR communication system, the system has been designed and implemented using system generator tools to check the effect of using convolution code and efficient LMS linear equalizer. The SDR system generator gives flexibility and optimal in communication system design. The hardware has been implemented on the Xilinx Virtex-4 FPGA using VHDL. A comparison of our proposed work with a conventional LUT-based method and also with a recent work show significant improvement on resource utilization and operating frequency as shown in Table (I). The simulation results show that the LMS filter is good estimation for the channel and the error is zero between the desired and actual signal. Also the results show that the system is synchronized between each component and can be realized in life day as SDR system.

### REFERENCES

[1] Chris H. Dick, Henrik M. Pedersen, "Design and Implementation of High-Performance FPGA Signal Processing Datapaths for Software Defined Radios," 2001.

[2] Majid S. Naghmash, Md Hussein Baqir, Mousa Kadhim Wali, "Low Inter Symbol Interference SDR Receiver using LMS Algorithms," *International Journal of Engineering and Advanced Technology (IJEAT)*, vol. 3, no. 2249 – 8958, pp. 410-415, 2014.

[3] S. P. Joshi, Integrating FPGA With Multicore SDR Development Platform To Design Wireless Communication System, Northridge: California State University, 2012 .

[4] N. G. Teena Pahuja, "FPGA Implementation of Adaptive Equalizer for Software Defined Radio," *International Journal of Advanced Research in Computer Science and Software Engineering*, vol. 3, no. 12, pp. 334-339, 2013.

[5] C. Manpreet kaur, "Design of an Adaptive Equalizer Using LMS Algorithm," *IOSR Journal of Electronics and Communication Engineering (IOSR-JECE)*, vol. 9, no. 1, pp. 25-29, 2014.

[6] O. P. Sharma, V. Janyani and S. Sancheti , "Recursive Least Squares Adaptive Filter a better ISI Compensator," *International Journal of Electronics, Circuits & Systems*, vol. 3, no. 1, pp. 843-848, 2009.

[7] Raghunandan Swain, Ajit Kumar Panda, "Design of 16-QAM Transmitter and Receiver: Review of Methods of Implementation in FPGA," *International Journal of Engineering and Science*, vol. 1, no. 9, pp. 23-27 , 2012.

[8] Filippo Tosato, Paola Bisaglia, "Simplified Soft-Output Demapper for Binary Interleaved COFDM with Application to HIPERLAN/2," in *IEEE International Conference on Communication (ICC)*, Italy, 2002.

[9] Harpreet Singh Bedi, Gurpreet Singh, Tarundeep Singh, Navdeep Kumar, "Overview of Performance of Coding Techniques in Mobile WiMAX Based System," *International Journal on Recent and Innovation Trends in Computing and Communication*, vol. 1, no. 2321 – 8169 , pp. 32-35, 2013.

[10] John G. Proakis, and Masoud Salehi , Digital Communication, New York: McGraw-Hill, 2008.

[11] Roberto Garello, Guido Montorsi, Sergio Benedetto and Giovanni Cancellieri, "Interleaver Properties and Their Applications to the Trellis Complexity Analysis of Turbo Codes," in *IEEE TRANSACTIONS ON COMMUNICATIONS*, 2001.

[12] Robert F.H. Fischer, Lutz H.-J. Lampe, Stefano Calabrò, "Differential Encoding Strategies for Transmission over Fading Channels," *AEU International Journal of Electronics and Communications*, vol. 54, no. 1, pp. 59-67, 2000.

[13] Wang Junfeng, Zhang Bo, "Design of Adaptive Equalizer Based on Variable Step LMS Algorithm," *Proceedings of the Third International Symposium on Computer Science and Computational Technology (ISCST'10)*, vol. 2, no. 1, pp. 256-258, 2010.